



Assignment-06 Switch Level Modeling


Design Following Circuits using Switch Level Modeling




2 input NAND gate (Static Logic)



2 input NOR gate (Static Logic)




2 input XOR gate (Static logic)



2 input XNOR gate (Static logic)

Implement following compound gate

$$Z = \overline{(D + E + A)(B + C)}$$



Transistor level schematic for full adder

